uops-again.info

LFENCE;MOVZX RAX,AX;AESDEC XMM0,XMM1 on Skylake (more architectures)

(open in new window) (raw data)
AssemblyLFENCE;MOVZX RAX,AX;AESDEC XMM0,XMM1
Architecture CodenameSkylake
Port Eligibility Instr. 1None
Port Eligibility Instr. 21*p0156 (6662 other cmds. with the same port eligibility for instr. 2)
Port Eligibility Instr. 31*p0 (696 other cmds. with the same port eligibility for instr. 3)
(228 other cmds. with the same port eligibility for both instr. 2 and instr. 3)
Total Instr. Length (bytes)12
Cutoff 11010 (151 other commands with the same cutoff)
Cutoff 22020
Instruction 1LFENCE
Swap 🔄 Instruction 2 MOVZX RAX,AX (444 other commands with the same Instruction 2)
Instruction 3AESDEC XMM0,XMM1 (444 other commands with the same Instruction 3)
Number of instructions3
Graph Generationpython3 unroll_csv.py -a SKL -asm "LFENCE;MOVZX RAX,AX;AESDEC XMM0,XMM1" && python3 normalize_cycles.py
Length Instruction 1 (bytes)3
Length Instruction 2 (bytes)4
Length Instruction 3 (bytes)5
Regioningtrue
Region Characterization Type16 (298 other commands with the same type)
Element Order Changes Regioning Effecttrue
Element Order Change DescriptionDifferent pattern of Type42

LFENCE;MOVZX RAX,AX;AESDEC XMM0,XMM1 on additional architectures:

Other commands where Cutoff 1 = 1010:

151 instructions, click for details

Other commands where Instruction 2 = MOVZX RAX,AX:

444 instructions, click for details

Other commands where Instruction 3 = AESDEC XMM0,XMM1:

444 instructions, click for details

Other commands where Region Characterization = Type16:

298 instructions, click for details

Other commands where the port eligibility for Instruction 2 is 1*p0156:

6662 instructions, click for details

Other commands where the port eligibility for Instruction 3 is 1*p0:

696 instructions, click for details

Other commands where the port eligibility for Instruction 2 is 1*p0156 and for Instruction 3 is 1*p0: